

CLEAN VERSION OF CHANGES MADE TO SPECIFICATION

Page 6, paragraph number 0038 should read:

B1
FIG. 3 is a diagram of a wireless communication system 100 that supports a number of users and capable of implementing various aspects of the invention. System 100 provides communication for a number of cells, with each cell being serviced by a corresponding base station transceiver 104. Various remote terminals 106 are dispersed throughout the system. Each remote terminal 106 may communicate with one or more base stations 104 on the forward and reverse link at any particular moment, depending on whether or not the remote terminal is active and whether or not it is in soft handoff. The remote terminals are also commonly referred to as mobile stations (MS). The forward (i.e., downlink) refers to transmission from base station 104 to remote terminal 106, and the reverse link (i.e., uplink) refers to transmission from remote terminal 106 to base station 104.

Page 14, paragraph number 0078 should read:

B2
While the invention thus far has been described in the context of signal quality estimation, in particular in cdma2000 fast forward power control, it should be appreciated that other operations may also involve noise estimate calculations, and which may or may not deal with estimates where the signal strength and the noise are estimated simultaneously, but separately. In addition, while the estimates of the useful signal produced by fingers in the receiver are assumed to be correlated, noise estimates may or may not be correlated depending on relative finger positions.

Page 16, paragraph number 0086 should read

B3
The noise estimation techniques relevant to finger merge described herein may be implemented in hardware, software, firmware, or a combination thereof. For a hardware design, the noise estimator operation may be implemented

B3
Cont.

within a digital signal processor (DSP), an application specific integrated circuit (ASIC), a processor, a microprocessor, a controller, a microcontroller, a field programmable gate array (FPGA), a programmable logic device, other electronic unit, or any combination thereof. And for a software or firmware design, the noise estimator operation may be implemented with codes executed by a processor (e.g., controller 230 or 270 in FIG. 2).
